Neural processing systems typically represent data using Leaky Integrate and Fire (LIF) neuron models that generate spikes or pulse trains at a rate proportional to their input amplitudes. This mechanism requires high firing rates when encoding time -varying signals, leading to increased power consumption. Neuromorphic systems that use adaptive LIF neuron models overcome this problem by encoding signals in the relative timing of their output spikes rather than their rate. In this paper, we analyze recent adaptive LIF neuron circuit implementations and highlight the analogies and differences between them and a first-order~t J. feedback loop. We propose a new~t J. neuron circuit that addresses some of the limitations in existing implementations and present simulation results that quantify the improvements. We show that the new circuit, implemented in a 1.8V, 180nm CMOS process, offers up to 42d B Signal to Distortion Ratio (SDR) and consumes orders of magnitude lower energy. Finally, we also demonstrate how the sigma-delta interpretation enables mapping of real-valued Recurrent Neural Networks (RNNs) to the spiking framework to emphasize the envisioned application of the proposed circuit.
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I. INTRODUCTION
The effectiveness of artificial neural networks in pattern recognition and classification tasks makes it compelling to use them in ultra-low power applications such as biomedical implants or energy-harvesting smart sensors. However, the computation of neural network models on traditional von Neumann style processors tends to consume con siderable amounts of energy, making them nonviable in such powerstarved conditions . Event-based neuromorphic processing is an alternative computational approach that tries to address this problem by a combination of in-memory and asynchronous communication techniques [1] [2] [3] [4] .
Event-based neuromorphic systems process signals by encoding them as a sequence of asynchronous spikes . The most commonly-used encoding mechanism is rate-coding, where the firing-rate of a LIF neuron is proportional to the amplitude of the input signal. In these conditions, decoding a signal is achieved by simply low-pass filtering the corresponding spike train. To achieve good transmission quality with temporallychanging inputs, it is necessary to set the LIF neuron 's firing rate sufficiently high to encode the input within a short time window. However, transporting a large number of spikes consumes large amounts of power.
Biology has found a solution to this problem by endowing neurons with spike frequen cy adaptation mechanisms [5, 6] . A neuron model that implements such a mechanism is the This work was supported by SNSF grant number CRSII2_ 160756.
Adaptive-Exponential Integrate and Fire (AdExpIF) one. This model has been implemented in silicon in several neuromorphic processors [2, [7] [8] [9] [10] [11] . In this paper, we observe that the AdExpIF neuron model can be interpreted as a first-order I;£l loop. We analyze the AdExpIF silicon neuron circuits in this light and identify issues that affect their power consumption and encoding quality. We then describe an improved I;£l neuron circuit that addresses these issues, dramatically lowering power consumption and improving the signal encoding quality. Finally, we present a recurrent neural network simulation to highlight that the I;£l interpretation allows us to map floating-point implementation of a recurrent neural network to a spiking neuromorphic one. The weighted sum of currents, i (t ) is then integrated by the dendrite circuit F(s). The net synaptic current is further filtered by a neuron leak integrator circuit E(s) before reaching the neuron spike generation block that generates a voltage pulse when its input exceeds a predefined threshold value. The spike generation mechanism introduces non-linearities, n(t ) in the signal encoded as a spike train that can be reduced by increasing the firing rate of the neurons.
II. N EUROMORPHIC SIGNAL CHAIN

III. THE ADExpIF MODEL AS A I;£l ENCODER
AdExpIF neuron circuits, such as the one pre sented in [2] typically use a feedback mechanism to model the spike 978-1-7281-0397-6/19/$31.00 ©2019 IEEE frequency adaptation mechanism observed in real neurons, as described by the following equations:
u;»;
Tm em~= -0: £ ' (Im em -h ) (I) A (Im em -15 ) .
where, I m em and 1£ are the "membrane potential" and "leak reversal potential" variables that are represented as currents.
The term s represents the adaptation current, i the input current, the AdExpIF model is set to a very small value, the chan ges in s(t) are dominated by the spike events: the change in s(t)
is that of a first-order low-pass filter responding to a train of impulses. This filter is marked H( s) in Fig. 2 . The difference between the input current i( t) and the feedback signal s(t )
is filtered by a first-order filter E (s ) with gain , 0:£ , and time constant, T m em. When the output of this filter, I m em , exceeds the neuron spiking threshold, a spike is generated. Thi s is modeled by the exponential term in Equation 1. With every spike s(t ) increa ses and the difference between the i (t) and s(t) decreases, thus completing the feedback loop. This mechanism is equivalent to an atypical continuous-time 6. modulation loop [12] with the difference being that the output spikes are unipolar. As described in Section II, input signals arriving to the neuron are encoded as spikes trains and pre-filtered by dendritic or synaptic stages. This filtering operation, F (s) can also be interpreted as a~stage and the combination of thes tage and 6. modulator can be interpreted as a first-order~6.
loop. A similar interpretation of the spike response model [ 13] in neuroscience has also been proposed [14] .
Note that the neuron model only generates a spike when the filtered difference or error reaches a spiking threshold. The generated spike trains can be low-pass filtered (for instance, by F (s» to reconstruct the output in an asynchronous manner.
There is no quantization in any stage of the signal chain and therefore, no quantization noise is introduced into the signal [15] . However, aliasing and non-linear effects [15 , 16] do affect the encoding quality. Depending on the first-order leak to avoid using bipolar pulse s also introduces other issues into the loop that are not seen in typical~6. loop. For example, the limit cycle frequency of the proposed loop is proportional to the amplitude of the input signal. In the absence of an input, there is no spike . The gain and time constant of the feedback filters also affect inputs of different frequencies and amplitudes differently,
The circuit shown in Fig. 3 is a neuromorphic implementation of the 6. modulator block of Fig . 2 that is adapted from commonly used silicon neuron circuits in the literature [I , 2] . It is a current-mode circuit where the filter E (s) integrates the difference between the input and feedback outputs. When this difference exceeds the switching threshold of the inverter, it generates a spike. This spike-event induces an increase in the charge held by the feedback capacitance, Cj b, which in turn increases the feedback current closing the feedback loop .
Note that the filters E( s) and H (s) are implemented usin g Differential Pair Integrator (DPI) circuits [2] . For accurate reconstruction in the~6. loop, it is essential that the pul se trains used for reconstructing the signals be the same as that used in the feedback filter. However, the spike integrated by the feedback filter in the AdExpIF neuron circuit is a narrow digital pulse, which does typically not last long enough for the DPI feedback filter to produce a sufficiently large output. The sub-threshold DPI feedb ack filter produces a weak response to this narrow pulse . To recover from this, the neuron is forced to spike much more frequently causing the circuit to slew, decreasing performance and increasing power consumption. In this state, the circuit behaves more like a LIF neuron than a~6. loop .
The second problem that mainly affects the energy consumption of the neuron is that the comparator circuit used for generating spike s is an inverter, with a switching threshold of approximately O. 5V D D . I m em is a slow-changing signal and B. Slewing Fig. 7 highlights slewing in the AdExpIF neuron due to use of short-duration feedback pulses and the resultant increase in firing rate. In contrast, the pulse extender ensures that each spike event is sufficiently long in the L;~circuit.
V. SIMULATIONS
A. Regenerative feedback
To isolate the improved energy-efficiency of the new neuron circuit due to regenerative feedback, we disable the feedback DPI block and apply DC input currents. In this mode, both circuits act as LIF neurons and we observe a linear relationship between the firing rate and input current (Fig. 6a ). Observe that the energy consumed per spike in the new L;~circuit is orders of magnitude lower than the AdExpIF model (Fig. 6b ). This is because of the three regenerative feedback loops in the L;c ircuit that are missing in the AdExpIF circuit. The absence of these loops manifests as a continuous drain of energy in the AdExpIF circuit (Fig. 6c ). This is in contrast to the step-like increase in energy consumed in the L;~neuron (Fig. 6d) . In most use-cases, the maximum firing rate of a neuron is limited by the communication bandwidth allocated to the neuromorphic system, typically to values around 10 2 -10 3Hz, where the improved energy-efficiency of the circuit is most useful.
B. Pulse extender
The C; node of the pulse extender ( Fig. Sb) normally sits at VDD. As soon as the comparator circuit generates a spike event, the capacitor node is discharged. Immediately after the capacitor is discharged , the comparator input is reset. The time between the generation of a spike event from the comparator to resetting its input is very short. The role of the pulse extender is to stretch the spike event for use in the feedback filter. The circuit achieves this by slowly charged C; by a current source E1. When it rises sufficiently, the output switches back to its resting condition. The same bias current is shared by all the pulse extender blocks in the neuromorphic array ensuring that all the filters in the system operate on similar pulses improving the transmission accuracy.
C. Regenerative feedback saves power
As soon as the pulse extender registers a spike event, the capacitor C, is fully discharged. This saves power by preventing wasteful current discharge through the 05 -06 inverter stage.
The pulse extender output also pulls up the input node of the comparator using a regenerative feedback mechanism through !vI6 in Fig. 4 . In the absence of this regenerative feedback loop, the comparator input node would be charged only by a small spiking threshold current increasing the power consumption of comparator transistor pair 05 -06 very significantly. Similar regenerative feedback loops are also used in the comparator and pulse extender circuits as highlighted with red loops in the circuit diagrams . Any circuit, neuromorphic or otherwise, that interfaces a comparator-like circuit to a slow-changing input could benefit from this technique. 
A. Starved current comparator circuit
The comparator circuit (Fig . Sa) is a current-mode circuit based on [17] , with two additional transistors 07 and 08 added to save power. The input to the comparator circuit is set by the competition between the currents representing the spiking threshold, 0, and I m em . When I m em is smaller than 0, the input node to the comparator is close to VDD and vice versa . I m em is a slow-changing signal and so the voltage at "in" falls slowly as the I m em approaches the 0. During this time 07 only permits a small current set by the starve bias and 08 is off reducing the power wasted through the 05 -06 inverter. When the input drops sufficiently, 08 turns on and initiates fast switching. This spike event is fed to the pulse extender. The starved current-comparator circuit is responsible for the dramatic reduction in power consumed by the new neuron circuit. A bonus feature is that it allows the spiking threshold of the neuron to be tuned. as long as I m em is slowly rising, the inverter is constantly sinking current. Moreover, the large switching threshold drives the E( s) DPI circuit out of sub-threshold causing non-linear distortions. To address these issues, we modify the circuit by adding a pulse-extender to the spike-generator block and introducing a new low-power current comparator to determine when the integrated current exceeds the (now tunable) spiking threshold. The new L;~circuit schematic is shown in Fig. 4 . In this section, we compare the performance for two neuron circuits when transmitting a 50n A sinusoid riding on a 50nA DC bias. The bias is essential because the circuits only encode positive inputs. Both circuits were set up with same filter settings. We only show measurements of SDR and power when sweeping the input frequency for different values of gain in the feedback filter as shown in Fig. 8 . While the reduced energy consump tion (2 x to 40 x ) of the~b. circuit is clearly visible in Fig. 8b and Fig. 8d , the factor of improvement is smaller than in Fig. 6b . This is because of the power con sumption in the feedback DPI circuit. We obser ve that the new~b. neuron circuit also achieves better SDR in Fig. 8a and Fig. 8c .
D. Reservoir implementation example
A~b. neuron can be used to implement any high-resolution (eg. 32-bit floating point) neural network model because the feedback signal, s(t), is analogou s to the state of the nodes in a neural network. With this understanding, it is possible to map a high-resolution implementation of a neur al network to an equivalent spiking implementation. This is especially useful to implement RNNs where the improved ability of the~b. circuit to transmit tempor ally-ch anging signals is most impactful. We show an example for this using an ESN [18] with two input s nodes (including bias), fifty recurrently connected nodes, and a single readout unit (Fig. 9a) . A transient simulation comparing the dynamics of the mapped and original netw orks is shown in Fig. 9b . (Source code is available onlin e [19] .
VI. DIS C US SIO N A ND C ONC LU S ION
We presented a silicon neuron de sign implementing a~b. encoder and showed simulations for its targett ed use cases. The equivalence to~b. encoders can be further improved by endowing the neuron with the ability to integrate negative errors, using a different log-domain filter design with lesser non-linear distortion s, using more accurate circuits to compu te the difference between the input and feedback signals. A key novelty of this paper is in the use of regenerative feedba ck to create a neurom orphic~b. circuit that can operate with orders of magnitude lower energy-consumption than existing neuron implementation s, and in its application to real-valued RNN s implemented as spiking neuromorphic systems.
